We are building EduLadder(ELADR) - Protocol

The Eladr Protocol is a decentralized, security and efficiency enhanced Web3 noSQL database powered by IPFS as the data storage layer https://ipfs.io/, and the Cardano block chain as the rewards token platform, https://cardano.org/. It provides a JSON based, IPFS layer 2 solution for data indexing and retrieval in an 'append only' file system built with open source Node.js API libraries.

The ELADR token was designed to incentivize and reward community members as a proof of contribution. Token holders are also granted access to EduLadder.com premium features as well as associated ELADR token enabled apps.

WHITE PAPER Buy Now Try BETA

Real Problems! Real Experts!

Join Our Telegram Channel !


The Eduladder is a community of students, teachers, and programmers. We help you to solve your academic and programming questions fast.
In eduladder you can Ask,Answer,Listen,Earn and Download Questions and Question papers.
Watch related videos of your favorite subject.
Connect with students from different parts of the world.
Apply or Post Jobs, Courses ,Internships and Volunteering opportunity. For FREE
See Our team
Wondering how we keep quality?
Got unsolved questions? Ask Questions

Advance-Computer-Architecture-10CS74-unit-6-->View question


Asked On2017-06-07 06:49:08 by:Aparna-Dasgupta

Taged users:
vtunotesbysreearunwebber

Likes:
Be first to like this question

Dislikes:
Be first to dislike this question
Talk about this  Like  Dislike
View all questions
Answers
 Direct mapping: In direct mapping the RAM is made use of to store data and some is stored in the cache. An address space is split into two parts index field and tag field. The cache is used to store the tag field whereas the rest is stored in the main memory. Direct mapping`s performance is directly proportional to the Hit ratio.

- Set-associative mapping: This form of mapping is a modified form of the direct mapping where the disadvantage of direct mapping is removed. Set-associative mapping allows that each word that is present in the cache can have two or more words in the main memory for the same index address.

Answerd on:2017-06-07 Answerd By:milan-ransingh

Likes:
Be first to like this answer

Dislikes:
Be first to dislike this answer
Talk about this  Like  Dislike

Type your answer here in no less than 50 words :



Lets together make the web is a better place

We made eduladder by keeping the ideology of building a supermarket of all the educational material available under one roof. We are doing it with the help of individual contributors like you, interns and employees. So the resources you are looking for can be easily available and accessible also with the freedom of remix reuse and reshare our content under the terms of creative commons license with attribution required close.

You can also contribute to our vision of "Helping student to pass any exams" with these.
Answer a question: You can answer the questions not yet answered in eduladder.How to answer a question
Career: Work or do your internship with us.Work with us
Create a video: You can teach anything and everything each video should be less than five minutes should cover the idea less than five min.How to upload a video on eduladder


Checkout our YouTube channel for video tutorials and learn more about Eduladder.

New updates
Searching for :ResearchDate:2023-02-06 21:49:39Done by:Anonymous user(Visitor)

Searching for :NodeDate:2023-02-06 21:40:32Done by:Anonymous user(Visitor)

Searching for :ShellDate:2023-02-06 21:37:35Done by:Anonymous user(Visitor)

View All

Similar Questions


Briefly explain any two of the cache mapping functions
1 Answer

What are the drawbacks of associate mapping? Explain how to overcome drawbacks of associative mapping in cache memory
1 Answer

Explain briefly any three functions performed by a supervisor. -Business studies cbse 2017 class 12
1 Answer

Explain the types of basic cache optimization .
2 Answer

Explain in brief ,the types of basic cache optimisation ?
1 Answer

a. Identify the important aspect neglected by the marketer in the above case. b. Explain briefly the functions of the aspect identified in (a) above. -CBSE business studies 2016 class 11
2 Answer

(a) Name the function being performed by the market in the above case. (b) Also. explain briefly three other functions performed by this market - Business studies cbse 2017 class 12
1 Answer

A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. -gate-cse-2012
1 Answer

Explain briefly the debugging functions
1 Answer

Briefly explain the objective functions of KIADB?
1 Answer

What are the functions of irrigation water Explain briefly.?
1 Answer

what are the different types of in-built functions in java?
0 Answer

Q.56) A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as direct mapped cache, the length of the TAG field is 10 bits. If the cache unit is now designed as a 16-way set-associative cache, the length of the TAG field is ______ bits. -gate computer science 2017
1 Answer

Q.50) Consider a 2-way set associative cache with 256 blocks and uses LRU replacement, Initially the cache is empty. Conflict misses are those misses which occur due the contention of multiple blocks for the same cache set. -gate computer science 2017
1 Answer

A computer has a 256 KByte, 4-way set associative, write back data cache with block size of 32 Bytes. -gate-cse-2012
1 Answer

What do you mean by Application Cache in HTML5?
1 Answer

Consider a two-level cache hierarchy L1 and L2 caches. An application incurs 1.4 memory accesses per instruction on average. For this application, the miss rate of L1 cache 0.1, the L2 cache experience on average. 7 misses per 1000 instructions. The miss rate of L2 expressed correct to two decimal places is ______________. -gate computer science 2017
1 Answer

With a diagram, explain organization of data cache in the Microprocessor.
1 Answer

Explain the mapping cardinalities in ER diagram.
1 Answer

Explain the following advanced optimization of cache 1 Compiler optimizations to reduce miss rate 2 Merging write buffer to reduce miss penalty 3 Non blocking cache to increase cache band width.
1 Answer

Notes

Sixth Semester B.E. Degree Examination, June / July 2013 Management and Entrepreneurship

Sixth Semester B.E. Degree Examination, June/July 2013 UNIX System Programming

Model Question Paper PROGRAMMING IN C AND DATA STRUCTURES (14PCD13/14PCD23)

System stimulation and modeling [10mca52] question Bank

Cloud Computing [14SCS12] VTU unit-5

Advance Computer Architecture [10CS74] unit-6

Sixth Semester B.E. Degree Examination, June/July 2013 Operations Research Question paper

Cloud Computing [14SCS12] VTU unit-2

MA2161 MATHEMATICS – II

MA2161 MATHEMATICS – II